

芯动力——硬件加速设计方法

第五章 静态时序分析(5)

邸志雄@西南交通大学 zxdi@home.swjtu.edu.cn



Multiple Clocks

1- Integer Multiples

that are simple (or integer) multiples of each other. so that all clocks are synchronized.

- Often there are multiple clocks defined in a design with frequencies
- In such cases, STA is performed by computing a common base period
 - among all related clocks (two clocks are related if they have a data
 - path between their domains). The common base period is established





Here is an example that shows four related clocks: 0 create_clock -name CLKP -period 5 -waveform {0 2.5} [get_ports CLKP] create_clock -name CLKQ -period 10 -waveform {0 5}

create_clock -name CLKM -period 20 -waveform {0 10} [get_ports CLKM]



• Here is a setup timing report for a pat clock.



Here is a setup timing report for a path that goes from the faster clock to the slower

Startpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP)
Endpoint: UFF1 (rising edge-triggered flip-flop clocked by CLKM)
Path Group: CLKM
Path Type: max

Point	Incr	Path
clock CLKP (rise edge)	15.00	15.00
clock source latency	0.00	15.00
CLKP (in)	0.00	15.00 r
UCKBUF4/C (CKB)	0.07	15.07 r
UFF3/CK (DFF)	0.00	15.07 r
UFF3/Q (DFF) <-	0.15	15.22 f
UNOR0/ZN (NR2)	0.05	15.27 r
UBUF4/Z (BUFF)	0.05	15.32 r
UFF1/D (DFF)	0.00	15.32 r
data arrival time		15.32



Here is a setup timing report for a pat clock.

Startpoint: UFF3 (rising edge-triggered flip-flop clocked by **CLKP**) Endpoint: UFF1 (rising edge-triggered flip-flop clocked by **CLKM**) Path Group: **CLKM** Path Type: **max**

Point

clock CLKP (rise edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UFF3/CK (DFF) UFF3/Q (DFF) <-UNOR0/ZN (NR2) UBUF4/Z (BUFF) UFF1/D (DFF) data arrival time

Here is a setup timing report for a path that goes from the faster clock to the slower



Incr	Path	
15.00	15.00	
0.00	15.00	
0.00	15.00	r
0.07	15.07	r
0.00	15.07	r
0.15	15.22	f
0.05	15.27	r
0.05	15.32	r
0.00	15.32	r
	15.32	



Here is a setup timing report for a pat clock.

clock CLKM (rise edge)

clock source latency CLKM (in) UCKBUF0/C (CKB) UCKBUF2/C (CKB) UFF1/CK (DFF) clock uncertainty library **setup** time data required time

data required time data arrival time

slack (MET)

Here is a setup timing report for a path that goes from the faster clock to the slower





. .



Startpoint: UFF3 (rising edge-triggered flip-flop clocked by **CLKP**) Endpoint: UFF1 (rising edge-triggered flip-flop clocked by CLKM) Path Group: CLKM Path Type: **max**

Point	Incr	Path
clock CLKP (rise edge)	15.00	15.00
clock source latency	0.00	15.00
CLKP (in)	0.00	15.00 r
UCKBUF4/C (CKB)	0.07	15.07 r
UFF3/CK (DFF)	0.00	15.07 r
UFF3/Q (DFF) <-	0.15	15.22 f
UNOR0/ZN (NR2)	0.05	15.27 r
UBUF4/Z (BUFF)	0.05	15.32 r
UFF1/D (DFF)	0.00	15.32 r
data arrival time		15.32



• Here is the corresponding hold path report.

Startpoint: UFF3 (rising edge-triggered flip-flop clocked by **CLKP**) Endpoint: UFF1 (rising edge-triggered flip-flop clocked by **CLKM**) Path Group: **CLKM** Path Type: min

Point	Incr

clock CLKP (rise edge)	0.00
clock source latency	0.00
CLKP (in)	0.00
UCKBUF4/C (CKB)	0.07
UFF3/CK (DFF)	0.00
UFF3/Q (DFF) <-	0.16
UNOR0/ZN (NR2)	0.02
UBUF4/Z (BUFF)	0.06
UFF1/D (DFF)	0.00
data arrival time	





Here is the corresponding hold path re

clock CLKM (rise edge)

clock source latency CLKM (in) UCKBUF0/C (CKB) UCKBUF2/C (CKB) UFF1/CK (DFF) clock uncertainty library hold time data required time

data required time data arrival time

slack (MET)

eport.	CLKP	
	CLKQ	
	CLKM	Common base period between CLKP, CLKQ and CLKM
0.00	0.00	
0.00 0.00 0.06 0.07 0.00 0.05 0.01	0.00 0.00 0.06 0.12 0.12 0.12 0.17 0.19 0.19	r r r r
	0.19 -0.30	
	0.12	



2- Non-Integer Multiples

Consider the case when there is a data path between two clock domains whose frequencies are not multiples of each other.
For example, the launch clock is divide-by-8 of a common clock and the capture clock is divide-by-5 of the common clock as shown in Figure. This section describes how the





2- Non-Integer Multiples









· ·

The timing analysis process computes a common period for the related clocks, and the clocks are then expanded to this base period.
Note that the common period is found only for related clocks (that is, clocks



Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLKM)
Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP)
Path Group: CLKP
Path Type: max

Point	Incr	Path
clock CLKM (rise edge)	24.00	24.00
clock source latency	0.00	24.00
CLKM (in)	0.00	24.00 r
UCKBUF0/C (CKB)	0.06	24.06 r
UCKBUF1/C (CKB)	0.06	24.11 r
UFF0/CK (DFF)	0.00	24.11 r
UFF0/Q (DFF) <-	0.14	24.26 f
UNANDO/ZN (ND2)	0.03	24.29 r
UFF3/D (DFF)	0.00	24.29 r
data arrival time		24.29

-22

· · · · · ·

2- Non-Integer Multiples

Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLKM)
Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP)
Path Group: CLKP
Path Type: max

Point	Incr	Path
clock CLKM (rise edge)	24.00	24.00
clock source latency	0.00	24.00
CLKM (in)	0.00	24.00 r
UCKBUF0/C (CKB)	0.06	24.06 r
UCKBUF1/C (CKB)	0.06	24.11 r
UFFO/CK (DFF)	0.00	24.11 r
UFF0/Q (DFF) <-	0.14	24.26 f
UNANDO/ZN (ND2)	0.03	24.29 r
UFF3/D (DFF)	0.00	24.29 r
data arrival time		24.29

2- Non-Integer Multiples

clock CLKP (rise edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UFF3/CK (DFF) clock uncertainty library **setup** time data required time

data required time data arrival time

_ _ _ _ _ _ _ _ _ _ _ _ _ _ _

slack (MET)

1 1 1

25.00	25.00
0.00	25.00
0.00	25.00 r
0.07	25.07 r
0.00	25.07 r
-0.30	24.77
-0.04	24.72
	24.72
	24.72
	-24.29
	0.44

2.

Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLKM)
Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP)
Path Group: CLKP
Path Type: min

Point	Incr	Path
clock CLKM (rise edge)	0.00	0.00
clock source latency	0.00	0.00
CLKM (in)	0.00	0.00 r
UCKBUF0/C (CKB)	0.06	0.06 r
UCKBUF1/C (CKB)	0.06	0.11 r
UFF0/CK (DFF)	0.00	0.11 r
UFF0/Q (DFF) <-	0.14	0.26 r
UNANDO/ZN (ND2)	0.03	0.29 f
UFF3/D (DFF)	0.00	0.29 f
data arrival time		0.29

-22

· · · · · ·

2- Non-Integer Multiples

Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLKM)
Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP)
Path Group: CLKP
Path Type: min

Point

clock CLKM (rise edge)

clock source latency CLKM (in) UCKBUF0/C (CKB) UCKBUF1/C (CKB) UFF0/CK (DFF) UFF0/Q (DFF) <-UNAND0/ZN (ND2) UFF3/D (DFF) data arrival time

5 1 1

Incr	Path	
0.00	0.00	
0.00	0.00	
0.00	0.00 r	
0.06	0.06 r	
0.06	0.11 r	
0.00	0.11 r	
0.14	0.26 r	
0.03	0.29 f	
0.00	0.29 f 0.29	

2- Non-Integer Multiples

clock CLKP (rise edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UFF3/CK (DFF) clock uncertainty library hold time data required time data required time data arrival time

slack (MET)

Now we examine the setup path from the CLKP clock domain to the CLKM clock domain. In this case, the most restrictive setup path is from a launch edge at 15ns of clock CLKP to the capture edge at 16ns of clock CLKM.

0

2- Non-Integer Multiples

Path Group: CLKM Path Type: max

Point

clock CLKP (rise edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UFF3/CK (DFF) UFF3/Q (DFF) <-UNOR0/ZN (NR2 UBUF4/Z (BUFF UFF1/D (DFF data arrival time

Incr	Path
15.00	15.00
0.00	15.00
0.00	15.00 r
0.07	15.07 r
0.00	15.07 r
0.15	15.22 f
0.05	15.27 r
0.05	15.32 r
0.00	15.32 r
	15.32

clock CLKM (rise edge)

clock source latency CLKM (in) UCKBUF0/C (CKB) UCKBUF2/C (CKB) UFF1/CK (DFF) clock uncertainty library setup time data required time

data required time data arrival time

slack (MET)

16.00	16.00
0.00	16.00
0.00	16.00
0.06	16.06
0.07	16.12
0.00	16.12
-0.30	15.82
-0.04	15.78
	15.78
	15.78
	-15.32
	0.46

2- Non-Integer Multiples

Startpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP) Path Group: CLKM Path Type: min

Point

clock CLKP (rise edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UFF3/CK (DFF) UFF3/Q (DFF) <-UNOR0/ZN (NR2 UBUF4/Z (BUFF UFF1/D (DFF) data arrival time

Endpoint: UFF1 (rising edge-triggered flip-flop clocked by CLKM)

 Incr	Path
0.00	0.00
0.00	0.00
0.00	0.00 r
0.07	0.07 r
0.00	0.07 r
0.16	0.22 r
0.02	0.25 f
0.06	0.30 f
0.00	0.30 f
	0.30

clock CLKM (rise edge)

clock source latency CLKM (in) UCKBUF0/C (CKB) UCKBUF2/C (CKB) UFF1/CK (DFF) clock uncertainty library hold time data required time

data required time data arrival time

slack (MET)

0.00	0.00
0.00	0.00
0.00	0.00 r
0.06	0.06 r
0.07	0.12 r
0.00	0.12 r
0.05	0.17
0.01	0.19
	0.19
 	0.19
	-0.30
	0.12

Here is an example where two clocks are ninety degrees phase-shifted with • respect to each of

Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CKM)
Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CKM90)
Path Group: CKM90
Path Type: max

PointIclock CKM (rise edge)0clock source latency0CKM (in)0UCKBUF0/C (CKB)0UCKBUF1/C (CKB)0UFF0/CK (DF)0UFF0/Q (DF) <-</td>0UNAND0/ZN (ND2)0UFF3/D (DF)0data arrival time

UFF3 UFF0 D = 0CKM **→**СК CKM90 90 deg shift CKM 1.0 2.03.0 Hold Setup CKM90 3.5 1.5

· .

clock CKM90(rise edge)

clock source latency CKM90(in) UCKBUF4/C (CKB) UFF3/CK (DF) clock uncertainty library **setup** time data required time

data required time data arrival time

slack (VIOLATED)

Startpoint: UFFO (rising edge-triggered flip-flop clocked by **CKM**) Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CKM90) Path Group: CKM90

Path Type: min

Point	Incr	Path
clock CKM (rise edge)	2.00	2.00
clock source latency	0.00	2.00
CKM (in)	0.00	2.00 r
UCKBUF0/C (CKB)	0.06	2.06 r
UCKBUF1/C (CKB)	0.06	2.11 r
UFF0/CK (DF)	0.00	2.11 r
UFF0/Q (DF) <-	0.14	2.26 r
UNANDO/ZN (ND2)	0.03	2.29 f
UFF3/D (DF)	0.00	2.29 f
data arrival time		2.29

CKM90

clock CKM90(rise edge)

clock source latency CLM90(in) UCKBUF4/C (CKB) UFF3/CK (DF) clock uncertainty library hold time data required time

data required time data arrival time

slack (MET)

• If a design has both negative-edge triggered flip-flops (active clock edge isfalling edge) and positive-edge triggered flip-flops (active clock edge is rising edge), it is likely that half-cycle paths exist in the design. A half-cycle path could be from a rising edge flip-flop to a falling edge flip-flop. or vice versa. Figure 8-19 shows an example when the launch is on the falling edge of the clock of flip-flop UFF5, and the capture is on the rising edge of the clock of flip-flop UFF3.

Half-Cycle Paths

UFF5, and the capture is on the rising edge of the clock of flin-flon LIFF3.

Half-Cycle Paths

Figure 8-19 shows an example when the launch is on the falling edge of the clock of flip-flop

1 N

• Here is the setup timing check path report.

Startpoint: UFF5(falling edge-triggered flip-flop clocked by CLKP)
Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP)
Path Group: CLKP
Path Type: max

1

Point

clock CLKP (fall edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UCKBUF6/C (CKB) UFF5/CKN (DFN) UFF5/Q (DFN) <-UNAND0/ZN (ND2) UFF3/D (DFF) data arrival time

6.00 6.00 0.00 6.00 0.00 6.00 0.06 6.06 0.06 6.12 0.00 6.12 0.16 6.28 0.03 6.31 0.00 6.31 6.31	Incr	Path
0.00 6.00 0.00 6.00 0.00 6.00 0.06 6.06 0.06 6.12 0.00 6.12 0.16 6.28 0.03 6.31 0.00 6.31 6.31 6.31		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	6.00	6.00
0.00 6.00 f 0.06 6.06 f 0.06 6.12 f 0.00 6.12 f 0.16 6.28 r 0.03 6.31 f 0.00 6.31 f 6.31	0.00	6.00
0.06 6.06 f 0.06 6.12 f 0.00 6.12 f 0.16 6.28 r 0.03 6.31 f 0.00 6.31 f 6.31	0.00	6.00 f
0.06 6.12 f 0.00 6.12 f 0.16 6.28 r 0.03 6.31 f 0.00 6.31 f 6.31	0.06	6.06 f
0.00 6.12 f 0.16 6.28 r 0.03 6.31 f 0.00 6.31 f 6.31	0.06	6.12 f
0.16 6.28 r 0.03 6.31 f 0.00 6.31 f 6.31	0.00	6.12 f
0.03 6.31 f 0.00 6.31 f 6.31	0.16	6.28 r
0.00 6.31 f 6.31	0.03	6.31 f
6.31	0.00	6.31 f
		6.31

clock CLKP (rise edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UFF3/CK (DFF) clock uncertainty library **setup** time data required time

data required time data arrival time

slack (MET)

Note the edge specification in the Startpoint and Endpoint. The falling edge occurs at 6ns and the rising edge occurs at 12ns. Thus, the data gets only a half-cycle, which is 6ns, to propagate to the capture flip-flop.

12.00	12.00	
0.00	12.00	
0.00	12.00	r
0.07	12.07	r
0.00	12.07	r
-0.30	11.77	
-0.03	11.74	
	11.74	
	11.74	
	-6.31	
	5.43	

Half-Cycle Paths

Startpoint: UFF5(falling edge-triggered flip-flop clocked by CLKP) Endpoint: UFF3 (rising edge-triggered flip-flop clocked by CLKP) Path Group: CLKP Path Type: min

Point

clock CLKP (fall edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UCKBUF6/C (CKB) UFF5/CKN (DFN) UFF5/Q (DFN) <-UNANDO/ZN (ND2) UFF3/D (DFF) data arrival time

Incr	Path	
6.00	6.00	
0.00	6.00	
0.00	6.00	f
0.06	6.06	f
0.06	6.12	f
0.00	6.12	f
0.16	6.28	r
0.03	6.31	f
0.00	6.31	f
	6.31	

and the second se

clock CLKP (rise edge)

clock source latency CLKP (in) UCKBUF4/C (CKB) UFF3/CK (DFF) clock uncertainty library hold time data required time

data required time data arrival time

slack (MET)

The hold check always occurs one cycle prior to the capture edge. Since the capture edge occurs at 12ns, the previous capture edge is at 0ns, and hence the hold gets checked at 0ns. This effectively adds a half-cycle margin for hold checking and thus results in a large positive slack on hold.

• It is possible that certain timing paths are not real (or not possible) in the actual functional operation of the design. Such paths can be turned off during STA by setting these as false naths A false nath is ignored by the STA for analysis.

False Paths

False Paths

o from one clock domain to another clock domain;

o from a clock pin of a flipflop to the input of another flip-flop;

- through a pin of a cell;
- or a combination of these.

When a false nath is specified through a nin of a cell all naths that go through that nin are ignored for timing analysis. The advantage of identifying the false paths is that the analysis space is reduced. thereby allowing the analysis to focus only on the real paths. This helps cut down the analysis time as well. However, too many false paths which are wildcarded using the through specification can slow down the analysis.

False Paths

A false path is set using the set_false_path specification. Here are some examples.

set_false_path -from [get_clocks CLK] \-to [get_clocks CORE_CLK]

false path.

set_false_path -through [get_pins UMUXO/S]

• Any path going through this pir is false.

Half-Cycle Paths

Any path starting from the SCAN_CLK domain to the CORE_CLK domain is a

are some examples set_false_path \-through [get_pins SAD_CORE/RSTN]

• The false path specifications can also be specified to, through, or from a module pin instance.

set_false_path -to [get_ports TEST_REG*]

• All paths that end in port named TEST_REG* are false paths.

set_false_path -through UINV/Z-through UAND0/Z

Any path that goes through both of these pins in this order is false.

Half-Cycle Paths

A false path is set using the set_false_path specification. Here

Few recommendations on setting false paths are given below. To set a false path between two clock domains, use:

instead of: 0

set_false_path -from [get_pins {regA_*} /CP] \-to [get_pins {regB_*} /D]

The second form is much slower

Half-Cycle Paths

set_false_path -from [get_clocks clockA] \-to [get_clocks clockB]

• Another recommendation is to minimize the usage of through options, as it adds unnecessary runtime complexity. The -through option should only be used where it is absolutely necessary and there is no alternate way to specify the false path.

False Paths

necessary.

False Paths

From an optimization perspective, another guideline is to not use a false path when a multicycle path is the real intent. If a signal is sampled at a known or predictable time. no matter how far out, a multicycle path specification should be used so that the path has some constraint and gets optimized to meet the multicycle constraint. If a false path is used on a path that is sampled many clock cycles later, optimization of the remaining logic may invariably slow this path even beyond what may be

