

## 数字集成电路静态时序分析基础

邸志雄博士,zxdi@home.swjtu.edu.cn

西南交通大学信息科学与技术学院



### **Part 6: Robust Verification**

**Time Borrowing** 

![](_page_2_Picture_0.jpeg)

![](_page_3_Picture_0.jpeg)

The time borrowing technique, which is also called cycle stealing, occurs at a latch.

#### □ In a latch, one edge of the clock makes the latch transparent,

that is, it opens the latch so that output of the latch is the same as the data input; this clock edge is called the opening

#### edge.

The second edge of the clock closes the latch, that is, any change on the data input is no longer available at the output of the latch; this clock edge is called the closing edge.

![](_page_3_Figure_6.jpeg)

Typically, the data should be ready at a latch input before the active edge of the clock.

However, since a latch is transparent when the clock is active, the data can arrive later than the active clock edge, that is, it can borrow time from the next cycle.

If such time is borrowed, the time available for the following stage (latch to another sequential cell) is reduced.

![](_page_4_Figure_4.jpeg)

# Here is an example of time borrowing using an active rising edge.

If data DIN is ready at time A prior to the latch opening on the rising edge of CLK at 10ns, the data flows to the output of the latch as it opens.

If data arrives at time B as shown for DIN (delayed), it borrows time Tb. However, this reduces the time available from the latch to the next flip-flop UFF2 - instead of a complete clock cycle, only time Ta is available.

![](_page_5_Figure_4.jpeg)

- The first rule in timing to a latch is that if the data arrives before the opening edge of the latch, the behavior is modeled exactly like a flip-flop.
- The opening edge captures the data and the same clock edge launches the data as the start point for the next path.

![](_page_6_Figure_3.jpeg)

- The second rule applies when the data signal arrives while the latch is transparent (between the opening and the closing edge).
- The output of the latch, rather than the clock pin, is used as the launch point for the next stage.
- The amount of time borrowed by the path ending at the latch determines the launch time for the next stage.

![](_page_7_Figure_4.jpeg)

![](_page_8_Picture_0.jpeg)

The timing regions for data arrival for positive slack, zero slack, and negative slack (that is, when a violation occurs).

![](_page_8_Figure_2.jpeg)

A data signal that arrives after the closing edge at the latch is a timing violation.

![](_page_9_Picture_0.jpeg)

This is the use of a latch with a half-cycle path to the next stage flip-flop.

We next describe three sets of timing reports for the latch example of it to illustrate the different amounts of time borrowed from the next stage.

![](_page_9_Figure_3.jpeg)

(b) Clock and data waveforms for 7ns data path.

![](_page_10_Picture_0.jpeg)

Here is the setup path report when the data path delay from the flip-flop *UFF0* to the latch *ULAT1* is less than 5ns.

![](_page_10_Figure_2.jpeg)

(b) Clock and data waveforms for 7ns data path.

![](_page_11_Figure_1.jpeg)

Point	Incr	Path
clock CLK (rise edge)	0.00	0.00
clock source latency	0.00	0.00
clk (in)	0.00	0.00 r
UFF0/CK (DF )	0.00	0.00 r
UFF0/Q (DF )	0.12	0.12 r
UBUF0/Z (BUFF )	2.01	2.13 r
UBUF1/Z (BUFF )	2.46	4.59 r
UBUF2/Z (BUFF )	0.07	4.65 r
<b>ULAT1/D (LH )</b> data arrival time	0.00	<b>4.65</b> r 4.65

(b) Clock and data waveforms for 7ns data path.

Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLK) Endpoint: ULAT1 (positive level-sensitive latch clocked by CLK') Path Group: CLK Path Type: max

ULAT1/D

Borrowed

![](_page_12_Picture_0.jpeg)

![](_page_12_Figure_1.jpeg)

The path report below shows the case where the data path delay from the flip-flop UFF0 to the latch ULAT1 is greater than 5ns.

![](_page_13_Figure_2.jpeg)

(b) Clock and data waveforms for 7ns data path.

Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLK) Endpoint: ULAT1 (positive level-sensitive latch clocked by CLK') Path Group: CLK Path Type: max

Point	Incr	Path
clock CLK (rise edge)	0.00	0.00
clock source latency	0.00	0.00
clk (in)	0.00	0.00 r
UFF0/CK (DF )	0.00	0.00 r
UFF0/Q (DF )	0.12	0.12 r
UBUF0/Z (BUFF )	3.50	3.62 r
UBUF1/Z (BUFF )	3.14	6.76 r
UBUF2/Z (BUFF )	0.07	6.83 r
ULAT1/D (LH )	0.00	<b>6.83</b> r
data arrival time		6.83

![](_page_14_Figure_1.jpeg)

In this case, since the data becomes available while the latch is transparent, the required delay of 1.81ns is

borrowed from the subsequent path and the timing is still met.

Here is the path report of the subsequent path showing that 1.81ns was already borrowed by the previous path.

![](_page_15_Figure_2.jpeg)

(a) Logic.

Startpoint: ULAT1 (positive level-sensitive latch clocked by CLK') Endpoint: UFF1 (rising edge-triggered flip-flop clocked by CLK) Path Group: CLK Path Type: max

Point	Incr	Path
clock CLK' (rise edge)	5.00	5.00
clock source latency	0.00	5.00
clk (in)	0.00	5.00 f
UINVO/ZN (INV )	0.02	5.02 r
ULAT1/G (LH )	0.00	5.02 r
time given to startpoint	1.81	6.83
ULAT1/QN (LH )	0.13	6.95 f
UFF1/D (DF )	0.00	6.95 f
data arrival time		6.95

Here is the path report of the subsequent path showing that 1.81ns was already borrowed by the previous path.

![](_page_16_Figure_2.jpeg)

(a) Logic.

clock CLK (rise edge)	10.00	10.00
clock source latency	0.00	10.00
clk (in)	0.00	10.00 r
UFF1/CK (DF )	0.00	10.00 r
library setup time	-0.04	9.96
data required time		9.96
data required time data arrival time		9.96 -6.95
slack (MET)		3.01

In this case, the data path delay is <u>much larger</u> and <u>data becomes available only after the latch closes</u>.

This is clearly a timing violation.

![](_page_17_Figure_3.jpeg)

(b) Clock and data waveforms for 7ns data path.

Startpoint: UFF0 (rising edge-triggered flip-flop clocked by CLK) \_ Endpoint: ULAT1 (positive level-sensitive latch clocked by CLK') Path Group: CLK Path Type: max

Point	Incr	Path
clock CLK (rise edge)	0.00	0.00
clock source latency	0.00	0.00
clk (in)	0.00	0.00 r
UFF0/CK (DF )	0.00	0.00 r
UFF0/Q (DF )	0.12	0.12 r
UBUF0/Z (BUFF )	6.65	6.77 r
UBUF1/Z (BUFF )	4.33	11.10 r
UBUF2/Z (BUFF )	0.07	11.17 r
ULAT1/D (LH )	0.00	<b>11.17</b> r
data arrival time		11.17

In this case, the data path delay is much larger and data becomes available only after the latch closes. This

is clearly a timing violation.

![](_page_18_Figure_3.jpeg)

![](_page_18_Figure_4.jpeg)

<pre>clock CLK' (rise edge) clock source latency clk (in) UINV0/ZN (INV ) ULAT1/G (LH ) time borrowed from endpoint data required time</pre>	5.00 0.00 0.00 0.02 0.00 4.99	5.00 5.00 5.00 f 5.02 r <b>5.02</b> r 10.00 10.00
data required time data arrival time		10.00 -11.17
slack (VIOLATED)		-1.16
Time Borrowing Information		
CLK' nominal pulse width clock latency difference library setup time	5.00 -0.00 -0.01	
max time borrow actual time borrow	4.99 4.99	

![](_page_19_Picture_0.jpeg)

Static Timing Analysis for Nanometer Designs: A Practical Approach. J. Bhasker, Rakesh Chadha. Springer Science Business Media, LLC 2009. Chaper 10.

![](_page_20_Picture_0.jpeg)

![](_page_20_Picture_1.jpeg)

个人教学工作主页https://customizablecomputinglab.github.io/

![](_page_20_Picture_3.jpeg)