# 数字集成电路静态时序分析基础

邸志雄 博士, zxdi@home.swjtu.edu.cn

西南交通大学信息科学与技术学院


# Part 2: Overview of Static Timing Analysis



01 > PrimeTime


02 > STA Concepts

- ☐ PrimeTime is a full-chip, gate-level static timing analysis tool that is an essential part of the design and analysis flow for today's large chip designs.
- ☐ PrimeTime exhaustively validates the timing performance of a design by checking all possible paths for timing violations, without using logic simulation or test vectors.
- PrimeTime fits ideally into the Synopsys physical synthesis flow because it uses many of the same libraries, databases, and commands as other Synopsys tools such as Design Compiler. It can also operate as a standalone static timing analyzer in other design flows.




PrimeTime offers two command environments for timing analysis: pt\_shell and the graphical user

interface (GUI).



The pt\_shell interface is a command-line and script-execution environment based on the tool command language (Tcl) programming language.




# Part 2: Overview of Static Timing Analysis



01 > PrimeTime


02 > STA Concepts

# Timing Arc




#### Cell delay

#### (1) Transition delay



(1) slew\_lower\_threshold\_pct\_fall




(3) slew\_lower\_threshold\_pct\_rise

(4) slew\_upper\_threshold\_pct\_rise

#### Cell delay

#### (2) Logic gate delay








- (1) input\_threshold\_pct\_rise
- (2) output\_threshold\_pct\_rise
- (3) output\_threshold\_pct\_fall
- (4) input\_threshold\_pct\_fall


#### Setup time and hold time

- ☐ A setup constraint specifies how much time is necessary for data to be available at the input of a sequential device before the clock edge that captures the data in the device.
- ☐ This constraint enforces a maximum delay on the data path relative to the clock path.




#### Setup time and hold time

- ☐ A hold constraint specifies how much time is necessary for data to be stable at the input of a sequential device after the clock edge that captures the data in the device.
- ☐ This constraint enforces a minimum delay on the data path relative to the clock path.




# Setup time and hold time



#### Timing path


The first step performed by PrimeTime for timing analysis is to break the design down into a set of timing paths.

Each path has a startpoint and an endpoint.




#### Timing path

The startpoint of a path is a clock pin of a sequential element, or possibly an input port of the design (because the input data can be launched from some external source).




#### Timing path

The endpoint of a path is a data input pin of a sequential element, or possibly an output port of the design (because the output data can be captured by some external sink).





# Timing path



#### **Clock Domains**

The set of flip-flops being fed by one clock is called its clock domain.






#### **Operating Conditions**

- ☐ Static timing analysis is typically performed at a specific operating condition.
- An operating condition is defined as a combination of **Process, Voltage and Temperature** (PVT).
- □ Cell delays and interconnect delays are computed based upon the specified operating condition.

#### **Operating Conditions**

- ☐ There are three kinds of manufacturing process models that are provided by the semiconductor foundry for digital designs: slow process models, typical process models, and fast process models.
- ☐ The slow and fast process models represent the <u>extreme corners</u> of the manufacturing process of a foundry.
- ☐ For <u>robust</u> design, the design is validated at the extreme corners of the manufacturing process as well as environment extremes for temperature and power supply.

#### **Operating Conditions**



It is important to <u>decide the operating conditions</u> that should be used for various static timing analyses.

#### **Operating Conditions**

The choice of what operating condition to use for STA is also governed by the operating conditions under which cell libraries are available. Three standard operating conditions are:

- WCS (Worst-Case Slow): Process is slow, temperature is highest (say 125C) and voltage is lowest (say nominal 1.2V minus 10%).
- ☐ TYP (Typical): Process is typical, temperature is nominal (say 25C) and voltage is nominal (say 1.2V).
- □ BCF (Best-Case Fast): Process is fast, temperature is lowest (say -40C) and voltage is highest (say nominal 1.2V plus 10%).

set\_operating\_conditions "WCCOM" -library mychip

# Use the operating condition called WCCOM defined in the cell library mychip.

# 参考书目

- ☐ Static Timing Analysis for Nanometer Designs: A Practical Approach. J. Bhasker, Rakesh Chadha. Springer Science Business Media, LLC 2009. Chaper 2.
- □集成电路静态时序分析与建模. 刘峰, 机械工业出版社.出版时间: 2016-07-01. 第二章.
- ☐ PrimeTime ® Fundamentals User Guide. Synopsys. Version F-2011.12, December 2011.



# 谢谢聆听!

个人教学工作主页https://customizablecomputinglab.github.io/