

# 数字集成电路静态时序分析基础

邸志雄 博士, [zxdi@home.swjtu.edu.cn](mailto:zxdi@home.swjtu.edu.cn)

西南交通大学信息科学与技术学院

## Part 2: Overview of Static Timing Analysis

01 > PrimeTime


02 > STA Concepts

CONTENT

## **01-PrimeTime**


- ❑ PrimeTime is a full-chip, gate-level static timing analysis tool that is an essential part of the design and analysis flow for today's large chip designs.
- ❑ PrimeTime exhaustively validates the timing performance of a design by checking all possible paths for timing violations, without using logic simulation or test vectors.
- ❑ PrimeTime fits ideally into the Synopsys physical synthesis flow because it uses many of the same libraries, databases, and commands as other Synopsys tools such as Design Compiler. It can also operate as a standalone static timing analyzer in other design flows.

## 01-PrimeTime



## 01-PrimeTime

PrimeTime offers two command environments for timing analysis: pt\_shell and the graphical user interface (GUI).



```
Terminal
Window Edit Options Help

slack (VIOLATED) -24.70

pt_shell> report_clock
*****
Report : clock
Design : AM2910
Version: 2001.08
Date   : Tue Dec 11 11:55:28 2001
*****

Attributes:
  p - propagated_clock
  G - Generated clock

Clock      Period  Waveform      Attrs      Sources
-----
CLOCK      30.00   {0 15}         {CLOCK}

1
pt_shell> █
```

The pt\_shell interface is a command-line and script-execution environment based on the tool command language (Tcl) programming language.

# 1-PrimeTime

The screenshot displays the PrimeTime software interface for a design named 'new\_counter'. The main window shows a logical hierarchy on the left and a schematic diagram on the right. A 'Path Inspector' window is open, showing a path from 'g1/CP' to 'g13/D' with a slack of 0.711507. The path inspector also shows a timing diagram for the path from 'g1/CP' to 'g13/D' (slack = 0.711507), indicating a latency of 6.0 and a path delay of 9.3. The path inspector also shows a schematic diagram of the path from 'g1/CP' to 'g13/D'.

**Logical Hierarchy**

Cell Name	Ref Name	Cell Path
g13	FD2	g13
g12	FD2	g12
g11	OR2	g11
g10	OR3	g10
g9	XOR	g9
g8	XOR	g8
g7	AN3	g7
g6	AN2	g6
g5	AN2	g5

**Current Design Status**

new\_counter [Linked] [Timed] Setup [15] Hold [15]

On-Chip Var. PVT min=BCCOM, max=WCCOM

Startpoint Pin Name	Endpoint Pin Name	Path Group
cg0/CP	cg0/D	EX_CLK
g12/CP	co	gen_EX_CLK
g13/CP	sum	gen_EX_CLK
g1/CP	g13/D	gen_EX_CLK
g1/CP	g12/D	gen_EX_CLK

**Path Inspector**

Path from g1/CP to g13/D (slack = 0.711507)

latency 6.0

gen\_EX\_CLK(g1/CP)

path delay 9.3

arrival

**Legend**

- ☒ Data path
- ☒ Launch path
- ☒ Capture path
- ☒ CRP point

Design: new\_counter

## Part 2: Overview of Static Timing Analysis


01 > PrimeTime

02 > STA Concepts

CONTENT

## 02-STA Concepts

### Timing Arc







## 2-STA Concepts

### Cell delay

#### (1) Transition delay





- (1) `slew_lower_threshold_pct_fall`
- (2) `slew_upper_threshold_pct_fall`
- (3) `slew_lower_threshold_pct_rise`
- (4) `slew_upper_threshold_pct_rise`

## 2-STA Concepts

### Cell delay

#### (2) Logic gate delay





- (1) input\_threshold\_pct\_rise
- (2) output\_threshold\_pct\_rise
- (3) output\_threshold\_pct\_fall
- (4) input\_threshold\_pct\_fall

## 2-STA Concepts

### Setup time and hold time



- ❑ A setup constraint specifies how much time is necessary for data to be available at the input of a sequential device **before** the clock edge that captures the data in the device.
- ❑ This constraint enforces a **maximum** delay on the data path relative to the clock path.



## 2-STA Concepts


### Setup time and hold time

- ❑ A hold constraint specifies how much time is necessary for data to be stable at the input of a sequential device **after** the clock edge that captures the data in the device.
- ❑ This constraint enforces a **minimum** delay on the data path relative to the clock path.



## 2-STA Concepts

### Setup time and hold time




## 2-STA Concepts

### Timing path

The first step performed by PrimeTime for timing analysis is to break the design down into a set of timing paths.


Each path has **a startpoint** and **an endpoint**.



## 2-STA Concepts

### Timing path


The **startpoint** of a path is a **clock pin** of a sequential element, or possibly an **input port** of the design (because the input data can be launched from some external source).



## 2-STA Concepts

### Timing path


The **endpoint** of a path is a **data input pin** of a sequential element, or possibly an **output port** of the design (because the output data can be captured by some external sink).





## 2-STA Concepts



### Timing path



## 2-STA Concepts

### Clock Domains

The set of flip-flops being fed by one clock is called its clock domain.



## 2-STA Concepts

### Operating Conditions

- ❑ Static timing analysis is typically performed at a specific operating condition.
- ❑ An operating condition is defined as a combination of **Process, Voltage and Temperature** (PVT).
- ❑ Cell delays and interconnect delays are computed based upon the specified operating condition.


## 2-STA Concepts

### Operating Conditions


- ❑ There are **three** kinds of manufacturing process models that are provided by the semiconductor foundry for digital designs: **slow** process models, **typical** process models, and **fast** process models.
- ❑ The slow and fast process models represent the **extreme corners** of the manufacturing process of a foundry.
- ❑ For **robust** design, the design is validated at the extreme corners of the manufacturing process as well as environment extremes for temperature and power supply.

## 2-STA Concepts


### Operating Conditions



(a) Delay vs process.



(b) Delay vs voltage.



(c) Delay vs temperature.

It is important to decide the operating conditions that should be used for various static timing analyses.

## 2-STA Concepts

### Operating Conditions

The choice of what operating condition to use for STA is also governed by the operating conditions under which cell libraries are available. Three standard operating conditions are:

- ❑ **WCS (Worst-Case Slow):** Process is slow, temperature is highest (say 125C) and voltage is lowest (say nominal 1.2V minus 10%).
- ❑ **TYP (Typical):** Process is typical, temperature is nominal (say 25C) and voltage is nominal (say 1.2V).
- ❑ **BCF (Best-Case Fast):** Process is fast, temperature is lowest (say -40C) and voltage is highest (say nominal 1.2V plus 10%).

```
set_operating_conditions "WCCOM" -library mychip
```

```
# Use the operating condition called WCCOM defined in the cell library mychip.
```

## 参考书目

- ❑ Static Timing Analysis for Nanometer Designs: A Practical Approach. J. Bhasker, Rakesh Chadha. Springer Science Business Media, LLC 2009.  
Chaper 2.
- ❑ 集成电路静态时序分析与建模. 刘峰, 机械工业出版社. 出版时间: 2016-07-01.  
第二章.
- ❑ PrimeTime ® Fundamentals User Guide. Synopsys. Version F-2011.12,  
December 2011.



# 谢谢聆听！

个人教学工作主页<https://customizablecomputinglab.github.io/>